Abstract-Fully integrated buck converters are typically operated with a second-order LC low-pass filter and a switching frequency beyond 100 MHz. The motivation for such design choices is to reduce the size of passive components in the LC low-pass filter required for small output voltage ripple. However, in a buck converter with on-chip planar spiral inductors, a fourth-order filter can deliver better performance characteristics without area penalty. This paper presents a comparative study of a fourth-order LC low-pass filter versus a second-order LC low-pass filter with on-chip planar spiral inductors and on-chip capacitors. A fully integrated buck converter is then designed with a quasi-V 2 controller to demonstrate the benefits of a fourth-order LC low-pass filter. The prototype chip, which is implemented in a 65-nm CMOS process, produces a nominal voltage of 0.7 V from a 1-V supply. The fourth-order LC low-pass filter uses a total inductance of 1.8 nH and a total capacitance of 4 nF. Measurement results demonstrate fast transient response on the order of nanoseconds. A peak efficiency of 76.1% is achieved, and the output voltage ripple is kept below 15 mV over the entire range of load current from 40 to 180 mA.
essential to the effectiveness of fine-grained per-core dynamic voltage frequency scaling (DVFS) technique that is developed to reduce the power consumption of multicore systems. Fine-grained per-core DVFS demands FIVRs with high power efficiency, high current density, high power density, low output voltage ripple, and nanosecond response to load and reference changes. These stringent requirements are difficult to achieve for FIVRs due to on-chip area constraints and parasitic effects that degrade the performance. There are three main topologies of voltage regulators, i.e., linear regulators, switched-capacitor regulators, and switchedinductor regulators. Among these topologies, switched-inductor regulators can theoretically deliver higher power efficiency over a wide range of output voltage [2] . However, when being fully integrated on chip, a switched-inductor regulator faces several constraints limiting its performance. Fig. 1 illustrates a basic step-down switched-inductor regulator, i.e., a buck converter. A pulse width modulated (PWM) signal is produced to control power switches P SW and N SW . The on/off actions of the power switches result in a square voltage waveform at node V X , which swings from VDD to ground at a switching frequency of f S . The square voltage waveform is then filtered by an LC low-pass filter to produce a low-ripple dc output voltage, V OUT . The characteristics of the LC filter are critical to all performance aspects of the buck converter including power efficiency, output voltage ripple, and transient response [3] . Given the area constraint imposed on FIVRs, the implementation of on-chip LC low-pass filters must be compact. Previous designs of fully integrated buck converters use high switching frequencies in the 0885-8993 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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range of hundreds of megahertz to decrease the size of inductors and capacitors required for small output voltage ripple [4] [5] [6] [7] [8] [9] [10] [11] . However, the low quality factor of on-chip inductors together with increased switching loss at higher switching frequencies degrades the power efficiency. Several techniques have been presented to further reduce the size of the LC low-pass filter, such as multiphase operation [4] , stacked interleave topology [7] , and three-level topology [2] . Nevertheless, the available literature on the integrated LC low-pass filter itself is rather scarce. Most existing fully integrated buck converters use second-order LC low-pass filters. Intuitively, a second-order LC filter requires a small chip area because it uses only one inductor and one capacitor. However, we advocate that for a buck converter with on-chip planar spiral inductors, a fourth-order LC low-pass filter can potentially deliver better performance characteristics without area penalty. In such context, this paper presents a comparative study of secondorder and fourth-order LC low-pass filters with on-chip planar spiral inductors in a monolithic buck converter. It is worth noting that several postprocessing techniques, such as bondwire inductors [12] , magnetic-core inductors on interposer [13] , silicon embedded inductors [14] , and glass-substrate-integrated passive devices [15] , can boost the performance of the LC filter. The inductors produced by these techniques tend to have better quality factors in comparison with on-die planar spiral inductors, and thus voltage regulators can be designed with higher power efficiency and higher power density. However, for finegrained per-core DVFS in multicore systems, there is still a high interest in FIVRs with all on-chip passive components [1] . The study in this paper addresses on-chip planar spiral inductors in fully integrated buck converters and may not be applicable to other inductor technologies.
The next section of the paper analyzes the characteristics of a fourth-order LC low-pass filter in comparison with a secondorder LC low-pass filter when on-chip planar spiral inductors and on-chip capacitors are used. A fully integrated buck converter using a fourth-order LC low-pass filter is then described in Section III. The concept of V 2 control is employed to design a stable control loop with fast load response [16] . Validation of the design is presented in Section IV, and Section V provides concluding remarks.
II. FOURTH-ORDER VERSUS SECOND-ORDER LC FILTERS

A. Effect on Output Voltage Ripple
A second-order LC low-pass filter, as shown in Fig. 1 , produces a pair of double poles at
If the amplitude of V X is 1 V, producing 10-mV output ripple requires an attenuation of -40 dB, which means that f 0 should be ten times lower than the switching frequency f S .
A fourth-order LC low-pass filter, as shown in Fig. 1 , produces two pairs of double poles at f L and f H . To simplify the analysis, L 1 and C 1 are assumed to be equal to L 2 and C 2 , respectively. It can be shown that the frequencies of the two pairs of double poles can be estimated by
For an attenuation of -40 dB, f 1 should be about 3.3 times lower than f S and about three times higher than f 0 in (1). To compare the values of inductance and capacitance of the two filters, an LC-reduction factor k is defined as
where a factor of 4 appears because the fourth-order filter uses 2L 1 and 2C 1 . Table I shows the relative pole locations of the two filters and the LC-reduction factor at various attenuation levels. At -40-dB attenuation, given the same total capacitance, i.e., C 0 = (C 1 +C 2 ), the total inductance (L 1 +L 2 ) in the fourthorder filter can be 2.2 times smaller than the value of L 0 in the second-order filter. It should be noted that the total dimension of the inductors is not necessarily reduced by 2.2 times. The relationship between the inductance and the dimension of an on-chip planar spiral inductor can be expressed as
where K 1 and K 2 are layout-dependent coefficients, μ 0 is the free-space permeability, n is the number of turns, d o is the outer diameter, d i is the inner diameter, w is the trace width, and s is the spacing between adjacent turns [17] . These parameters are illustrated in Fig. 2 for square and octagonal inductors. Given constant width, spacing, and number of turns, the inductance is approximately linearly proportional to the outer diameter. When the chip area is a constraint, the inductance can be increased by increasing the number of turns and decreasing the width and the spacing while the outer diameter is kept constant at its maximum allowable value.
As an example, consider a second-order LC low-pass filter and a fourth-order LC low-pass filter in a 65-nm CMOS process. The second-order filter uses a 4-nF output capacitor while the fourth-order filter uses two 2-nF capacitors. By assuming the on-chip capacitance density to be 10 nF/mm 2 , the area occupied by the capacitors is 0.4 mm 2 . This area is used as a constraint for the inductors that we assume are being placed on top of the capacitors. Inductor L 0 of the second-order filter occupies the entire area of 0.4 mm 2 while inductors L 1 and L 2 of the fourth-order filter are 0.2 mm 2 each. The design target is to achieve better than -40-dB attenuation at 450 MHz. The inductors are implemented by a thick top metal layer (copper) in a 65-nm CMOS process used in this paper and are simulated by an electromagnetic (EM) field solver, i.e., Momentum. Fig. 3 shows the frequency response of the two filters. Three different configurations of the fourth-order filter are presented. In the first configuration, inductors L 1 and L 2 have no coupling between them. In the second and third configurations, they are placed at the minimum distance allowable by the process and are connected to produce negative and positive coupling, respectively. The second-order filter achieves -46 dB at 450 MHz with L 0 equal to 6.8 nH. The fourth-order filter with no coupling achieves -50 dB with L 1 and L 2 being 1.2 nH each. According to Table I , an LC-reduction of 3.26 is achieved at -46-dB attenuation, which requires only 1.04 nH for each of the two inductors. Fig. 3 also shows that the positive coupling between inductors L 1 and L 2 of the fourth-order filter lessens the attenuation while the negative coupling adds extra -12 dB. The coupling coefficients are found to be approximately 0.08 and -0.05 for the positive coupling and the negative coupling, respectively.
B. Effect on Power Efficiency
The current through the low-pass filter in a buck converter includes a dc load current and an ac ripple current whose fundamental frequency of variation is the switching frequency, f S . The effective resistance due to parasitic effects of the inductor(s) causes power loss. This loss can be estimated by
where I DC is the dc load current, I AC is the root-mean-square value of the ripple current, R L,DC is the dc resistance, and R L,AC is the effective ac resistance at f S . The dc resistance R L,DC can be estimated from the geometry of the inductor by
where R SH is the sheet resistance of the metal trace, and K 3 is equal to 2 for square inductors or 1.66 for octagonal inductors.
Equations (6) and (9) confirm that increasing inductance also increases dc resistance, and the relationship between the two quantities is approximately linear, assuming that (d o −d i ) is small. Thus, if the LC-reduction factor is greater than 1, the fourth-order filter dissipates less dc power than the second-order filter does at the same load current.
Analyzing the ac power dissipation is more involved. For a specific LC-reduction factor k, inductor L 1 of the fourth-order filter is 2k times smaller than inductor L 0 of the second-order filter. Thus, the ripple current of L 1 is about 2k times larger than that of L 0 . The ripple current of L 2 is often negligible since the voltage ripple at V MID (see Fig. 1 ) is attenuated significantly by the L 1 C 1 stage. Taking these observations into account, the power loss of the second-order filter and the fourth-order filter can be expressed as follows:
where I DCi , I ACi , R Li,DC , and R Li,AC are I DC , I AC , R L,DC , and R L,AC of inductor L i (i = 0, 1, and 2), respectively. The effective ac resistance R L,AC is usually higher than the dc resistance R L,D C due to the high-frequency phenomena such as skin effect, proximity effect, and substrate coupling. At frequencies below 1 GHz, which is typically the case for fully integrated buck converters, the skin effect is not an issue due to the relatively small thickness of the conductor layer [18] . However, the proximity effect and substrate coupling should be taken into account even at frequencies below 1 GHz. Furthermore, their adverse effects are more pronounced for large inductors that have large dimension and large number of turns. They cause the effective ac resistance to increase more than linearly with the inductance, i.e., 2 × increase of inductance results in >2 × increase of ac resistance. Two sets of inductors with different values are simulated in Momentum to evaluate their effective resistance. In the first set, the inductance is changed by adjusting n, w, and s while keeping d o and d i constant. In the second set, d o and d i are adjusted while n, w, and s are constant. All inductors are subject to the area constraint of 0.4 mm 2 . Fig. 4 shows the simulated effective resistance versus the inductance at dc, 450, and 900 MHz. The plot confirms that R L,DC increases almost linearly with the inductance while R L,AC increases at a faster rate. From the aforesaid observations, the following relations can be assumed for the second-order filter and the fourth-order filter with the same load current and the same ripple attenuation at f S :
, and R L 1,AC &lt; R L 0,AC /(2k). Then, from (10) and (11) , it can be shown that the fourth-order filter is more power efficient than the second-order filter when
Therefore, if the load current is sufficiently high, it is more efficient to use the fourth-order filter. As an example, the secondorder filter and the fourth-order filter discussed in Section II-A are simulated in a buck converter that operates at 450 MHz and produces an output voltage of 0.7 V from a 1-V supply. The power dissipation of each filter is evaluated at various load currents, and the results are displayed in Fig. 5 . Compared with the second-order filter, the fourth-order filter becomes more efficient when the load current is greater than a threshold. In this example, when there is no coupling between L 1 and L 2 , the threshold is 100 mA. The negative coupling between the inductors increases the ac power loss of L 1 and moves the threshold to 120 mA. In contrast, the positive coupling increases the ac power loss of both L 1 and L 2 , and thus, it is undesirable.
The negative coupling between L 1 and L 2 demonstrates better attenuation and lower power loss than those with the positive coupling. Because the inductors are placed in a compact chip area, coupling between them is inevitable. Therefore, the inductors should be laid out to produce negative coupling for better efficiency and lower output voltage ripple. It is observed that in the negative coupling case, inductor L 2 contributes half of the dc power loss and less than 1% of the ac power loss. Thus, the size of L 2 can be lowered to reduce the total power loss and save silicon area while the achievable attenuation is still better than that of the second-order filter.
III. FULLY INTEGRATED BUCK CONVERTER
A fully integrated buck converter with a fourth-order LC lowpass filter is designed in a 65-nm CMOS process. The buck converter produces a nominal output voltage of 0.7 V from a 1-V supply. As shown in Fig. 6 , the main components of the buck converter include power switches P SW and N SW , a zerovoltage-switching buffer, a fourth-order LC low-pass filter, and a quasi-V 2 controller.
A. On-Chip Fourth-Order LC Low-Pass Filter
Based on the analysis presented in Section II, a negativecoupling fourth-order LC filter is implemented to provide at least -40-dB attenuation at 450 MHz. The design in Section II gives -60 dB attenuation, as shown in Fig. 3 , which is much more than needed; thus, instead of using 1.2 nH for both inductors, L 2 is decreased to 0.6 nH to lower its dc resistance. The total capacitance is maintained at 4 nF, with C 1 being 2.5 nF and C 2 being 1.5 nF. The capacitors are sized unevenly to assist the layout, and the ripple attenuation is slightly better than it is when the capacitors are equal. Given these changes, an attenuation of -49 dB is obtained at 450 MHz. Capacitors C 1 and C 2 are implemented by a combination of metal-oxide-semiconductor capacitors and metal-oxide-metal capacitors, which together give a capacitance density of about 10 nF/mm 2 .
B. Quasi-V 2 Controller
V 2 control has become very popular for point-of-load voltage regulators due to its simple implementation and fast load response [19] [20] [21] [22] [23] [24] . In a conventional V 2 controller, the output voltage is fed back through a slow error-correction (EC) path and a fast feed-forward (FF) path [19] , as shown in Fig. 7(a) . In the slow EC path, a high-gain low-bandwidth error amplifier (EA) is used to regulate the dc output voltage to a reference voltage, which is similar to the operation of a voltage-mode controller. In the fast FF path, the output voltage ripple is used as a control signal of the PWM comparator (CMP), which is similar to the operation of other ripple-based control methods. Through the FF path, any load disturbance at the output voltage is reflected right at the input of the comparator CMP, bypassing the slow error-amplifier EA. As a result, the duty cycle is adjusted immediately, and the regulator can achieve fast load response.
For stability consideration, the EC path can be stabilized by using a sufficiently low-bandwidth EA, but the FF path may cause subharmonic oscillation similar to current-mode control approaches [21] [22] [23] [24] [25] [26] . Thus, ramp compensation is needed in the FF path to achieve stable operation at duty cycle above 0.5 [27] . It is shown in [23] that ramp compensation may not be sufficient to ensure stability if the output capacitor has a low equivalent series resistance (ESR). Yet, the use of a high-ESR output capacitor is not attractive due to the corresponding large output voltage ripple [28] . Some solutions have been presented to enable low-ESR output capacitors in V 2 controllers, such as sensing the output capacitor current [24] , differentiating the output voltage [29] , and sensing the inductor current [30] ; however, these require additional precision analog circuits. In the proposed buck converter with the fourth-order LC lowpass filter, a quasi-V 2 controller is implemented, as shown in Fig. 7(b) . Instead of V OUT , V M I D is fed back through the FF path. Since V MID is further filtered by the L 2 C 2 stage, it can tolerate large voltage ripple resulted from C 1 with a large series resistance. Therefore, ramp compensation is sufficient to ensure stability. Due to the small inductors and capacitors, the lowpass transfer function from V OUT to V MID has a high cutoff frequency, and a load disturbance can still be detected quickly at V MID . Thus, the quasi-V 2 controller can maintain a fast load response similar to that of the conventional V 2 controller while avoiding large output voltage ripple. The output voltage V OUT is still fed back through the EC path. The error-amplifier EA in the EC path should be designed with high dc gain, to achieve accurate voltage regulation, and with low bandwidth, to ensure stability given the two double-pole pairs of the fourth-order filter. A Bode plot of the control loop is displayed in Fig. 7(c) , demonstrating the system stability with 59.2°phase margin and 16.2-MHz bandwidth.
IV. EXPERIMENT RESULTS
A proof-of-concept prototype of the proposed buck converter is fabricated in a 65-nm CMOS process with a thick top metal layer. Fig. 8 shows a micrograph of the chip with an area of 1.3 mm × 0.5 mm excluding pads. Fig. 9 shows the measured and simulated efficiency of the proposed buck converter in comparison with the simulated efficiency of another buck converter that uses the second-order filter discussed in Section II (the latter will be referred to as "the second converter" for brevity). From simulation results, the proposed buck converter achieves better efficiency than that of the second converter when the load current is beyond 80 mA. This value corresponds to the load current threshold at which the fourth-order filter starts to dissipate less power than the second-order filter does. The measured efficiency of the proposed buck converter is observed to drop faster than the simulated efficiency at light load. However, it is still higher than that of the second converter when the load current is beyond 110 mA. Because the inductors are placed on top of the capacitors, it is challenging to accurately model the performance of the fourth-order LC filter by EM simulation. Smaller inductance and larger ac resistance should be expected from the real inductors, which cause larger voltage ripple, larger current ripple, and larger ac power dissipation than expected from simulation. As shown in Fig. 10 , the measured peak-to-peak amplitude of the output voltage ripple is between 8 and 15 mV across the entire load range, whereas the simulated ripple is below 6 mV. Efficiency improvement at light load will be explored in future works. One potential solution is to add a light-load operating mode in which the fourth-order filter is reconfigured to a second-order filter operating at a lower switching frequency. Fig. 11 shows the converter's transient response to load disturbance in both directions. The voltage drop under a load step from 90 to 180 mA is 4.6%, which is among the lowest values in comparison with prior-art fully integrated buck converters. Such a fast load response is delivered by the quasi-V 2 controller as well as the small inductors and capacitors of the fourth-order filter. Fig. 12 shows the reference tracking performance of the buck converter. The output voltage changes from 0.5 to 0.8 V within 60 ns, which is equivalent to an output voltage slew rate of 5 V/µs. Table II summarizes the performance of the proposed buck converter and compares it with previous designs. It is difficult to make a fair comparison of these works because of different process technologies and design specifications. However, it can be seen that the use of a fourth-order filter significantly reduces the output voltage ripple while requiring smaller passive components. Only the design in [9] has small output voltage [2] . c 150-mV voltage step with 100-ns rise time [9] .
ripple comparable to that of the proposed buck converter, but it uses 2.5× larger output capacitance and has a much smaller current density. Although the design in [2] features a higher output voltage slew rate, it requires an additional shunt regulator to quickly charge and discharge the output. In contrast, the proposed buck converter can achieve fast reference tracking mainly due to the high slew rates associated with the small inductors and capacitors in the fourth-order filter. The load response of the proposed buck converter is the fastest for a 2× load step. The peak power efficiency is slightly lower than those reported in [2] and [7] ; however, the current density is about 72% and 18% higher than the values reported in [2] and [7] , respectively.
V. CONCLUSION
In the context of buck converter design, using a fourth-order LC low-pass filter instead of a second-order LC low-pass filter can provide better ripple attenuation while requiring smaller inductors and capacitors. This characteristic is of high interest to the design of fully integrated buck converters with on-chip planar spiral inductors. Smaller inductors can be designed with smaller series resistance, which leads to better power efficiency at high load current. At the same time, smaller passive components feature larger current and voltage slew rates, thus delivering faster transient response to load disturbance and reference transition. A fully integrated buck converter with a quasi-V 2 controller has been designed to take advantage of the characteristics of the fourth-order LC low-pass filter. From measurement results, as expected, the proposed buck converter demonstrates low output voltage ripple, fast transient response, high current density, high power density, and high power efficiency.
